

---

# MV3358 CPU Module Data Sheet

---

2017. 4. 19



Micro Vision

# MV3358 CPU Module Data Sheet

## Revision History

---

**Version: 1.0**

**Date: 2017. 4. 19**

**Description: MV3358 CPU Module Data Sheet**



## MicroVision

㈜마이크로비전

서울시 구로구 구로3동 235번지 한신IT타워 1003호, 1004호

E-Mail: [sale@microvision.co.kr](mailto:sale@microvision.co.kr)

Phone: 02-3283-0101

Fax: 02-3283-0160


Homepage: [www.microvision.co.kr](http://www.microvision.co.kr)

# Contents


- 1. MV3358 CPU 모듈 소개**
- 2. MV3358 CPU 모듈 Connector Pins 스펙**
- 3. AM3358 "AP(CPU)" Features**

## 1. MV3358 CPU 모듈 소개

본 MV3358 CPU 모듈은 양산성을 고려하여 제작된 되었다. CPU가 가지고 있는 가능한 모든 핀(기능)을 확장 핀으로 제공하고 있어 다양한 프로그램 테스트 및 하드웨어 테스트를 할 수 있다. 개발자는 사용자가 필요한 사용부분만 Base Board (새로운 타겟 보드) 구성 및 제작 하고, 메인 CPU 모듈 부분은 그대로 장착하여 다양한 제품군을 단시간에 테스트 및 양산 가능하다. 이런경우 전체 작업 시간이 1/2 로 줄어들기 때문에 개발기간 및 제품 양산 기간을 단축 할 수 있다. 저희 CPU 모듈은 양산을 고려하여 단가 및 사이즈를 최소화 하였으며, 산업체에서는 저희 CPU 모듈을 이용하여 다양한 제품에 바로 적용 할 수 있다.



[그림1] MV3358 CPU 모듈 전면





[그림2] MV3358 CPU 모듈 후면

개발환경PC OS (개발환경)	Ubuntu 14.04 x86_64
MV3358 BOOT (부트로더)	U-boot (2015.01-rc4)
MV3358 OS (커널)	Kernel 4.9.37
MV3358 ROOTFS (파일시스템)	Debian 8.7 (LXQt)


[표1] MV3358 소프트웨어 사양

ITEM	Specification	Description
CPU	AM3358 32Bit Core	<p>ARM Cortex-A8 1GHz 32Bit Core (Cortex-A8 1GHz 32Bit Core)</p> <p>32KB of L1 Instruction 32KB of Data Cache 256KB of L2 Cache With Error Correcting 176KB of On-Chip Boot ROM 64KB of Dedicated RAM</p> <p>1GHz Operation Frequency 324-Pin S-PBGA-N324 Package ZCZ Suffix, 0.80-mm Ball Pitch</p>
RAM	DDR3L	DDR3L 256Mbyte (400MHz) (용량확장 가능)
ROM	eMMc	eMMc 4GB (용량확장 가능)
PMIC	Power Management	<p>Step down buck Converter DC DC 1,2,3 Power Management IC (PMIC) w/ 3 DC/DCs, 4 LDOs, Linear Battery Charger &amp; White LED Driver Size: 6.00 mm x 6.00 mm</p>
Connector A	AXK860145WG x 4	240 Pin (0.5mm Pitch 60 Pin x 4)
Dimension	(L x W x T)	<p>50mm x 33mm x 1.2mm (결합 시: B to B, 높이: 1.5mm)</p>
PCB 사양	PCB	8 Layer, FR-4

[표2] MV3358 CPU 모듈 하드웨어 사양



[그림3] MV3358 CPU 모듈 Block Diagram 및 높이치수




[그림4] MV3358-LCD 개발보드

ITEM	SPEC&PART	DESCRIPTION
CPU	AM3358	Coretex-A8 Core 1GHz
RAM	DDR3L	256Mbyte (용량확장 가능)
NAND Flash	eMMC	4GByte (용량확장 가능)
Audio Codec	I2S	Stereo 400mW 출력 스피커, MIC IN, Headset
USB	2.0	USB 2.0 Host 2EA / USB 2.0 OTG 2EA
LCD	LVDS	7" WSVGA LCD 1024x600
Touch Screen	Capacitive Multi Touch	5 Point Multi Touch Screen Panel 적용
Ethernet	LAN	10/100/1000MBsp 지원, Link/ACT LED 3Port
SD Slot	1Port	microSD Slot 1Port
WI-FI/BT	SDIO Type USB Type	WI-FI 802.11b/g/n
UART	4Ports	USB to Serial 1Port, Extension Connector 3Ports
HDMI	HDMI	Option
기타	Ports	CAN, SPI, I2C, KEY, LED, RS485, RS232,
전원	Power	12V DC


[표3] MV3358-LCD보드 상세사양




## 2. MV3358 CPU 모듈 Connector Pins 스펙




[그림5] MV3358 CPU 모듈 CN1 핀내용



[그림6] MV3358 CPU 모듈 CN2 핀내용



[그림7] MV3358 CPU 모듈 CN3 핀내용



[그림8] MV3358 CPU 모듈 CN4 핀내용

### 3. AM3358 "AP(CPU)" Features

- Up to 800-MHz Sitara™ARM® Cortex®-A8 32-Bit RISC Processor
  - NEON™ SIMD Coprocessor
  - 32KB of L1 Instruction and 32KB of Data Cache With Single-Error Detection (Parity)
  - 256KB of L2 Cache With Error Correcting Code (ECC)
  - 176KB of On-Chip Boot ROM
  - 64KB of Dedicated RAM
  - Emulation and Debug - JTAG
  - Interrupt Controller (up to 128 Interrupt Requests)
- On-Chip Memory (Shared L3 RAM)
  - 64KB of General-Purpose On-Chip Memory Controller (OCMC) RAM
  - Accessible to All Masters
  - Supports Retention for Fast Wakeup
- External Memory Interfaces (EMIF)
  - mDDR(LPDDR), DDR2, DDR3, DDR3L Controller:
    - mDDR: 200-MHz Clock (400-MHz Data Rate)
    - DDR2: 266-MHz Clock (532-MHz Data Rate)
    - DDR3: 400-MHz Clock (800-MHz Data Rate)
    - DDR3L: 400-MHz Clock (800-MHz Data Rate)
    - 16-Bit Data Bus
    - 1GB of Total Addressable Space
    - Supports One x16 or Two x8 Memory Device Configurations
- General-Purpose Memory Controller (GPMC)
  - Flexible 8-Bit and 16-Bit Asynchronous Memory Interface With up to Seven Chip Selects (NAND, NOR, Muxed-NOR, SRAM)
  - Uses BCH Code to Support 4-, 8-, or 16-Bit ECC
  - Uses Hamming Code to Support 1-Bit ECC
- Error Locator Module (ELM)
  - Used in Conjunction With the GPMC to Locate Addresses of Data Errors from Syndrome Polynomials Generated Using a BCH Algorithm
  - Supports 4-, 8-, and 16-Bit per 512-Byte Block Error Location Based on BCH Algorithms
- Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem (PRU-ICSS)
  - Supports Protocols such as PROFIBUS, PROFINET, EtherNet/IP™, and More
  - Two Programmable Real-Time Units (PRUs)

- 32-Bit Load/Store RISC Processor Capable of Running at 200 MHz
- 8KB of Instruction RAM With Single-Error Detection (Parity)
- 8KB of Data RAM With Single-Error Detection (Parity)
- Single-Cycle 32-Bit Multiplier With 64-Bit Accumulator
- Enhanced GPIO Module Provides Shift-In/Out Support and Parallel Latch on External Signal
- 12KB of Shared RAM With Single-Error Detection (Parity)
- Three 120-Byte Register Banks Accessible by Each PRU
- Interrupt Controller Module (INTC) for Handling System Input Events
- Local Interconnect Bus for Connecting Internal and External Masters to the Resources Inside the PRU-ICSS
- Peripherals Inside the PRU-ICSS:
  - One UART Port With Flow Control Pins, Supports up to 12 Mbps
  - One Enhanced Capture (eCAP) Module
  - Two MII Ethernet Ports that Support Industrial Ethernet
  - One MDIO Port
- Power, Reset, and Clock Management (PRCM) Module
- Controls the Entry and Exit of Stand-By and Deep-Sleep Modes
- Responsible for Sleep Sequencing, Power Domain Switch-Off Sequencing, Wake-Up Sequencing, and Power Domain Switch-On Sequencing
- Clocks
  - Integrated 15- to 35-MHz High-Frequency Oscillator Used to Generate a Reference Clock for Various System and Peripheral Clocks
  - Supports Individual Clock Enable and Disable Control for Subsystems and Peripherals to Facilitate Reduced Power Consumption
  - Five ADPLLs to Generate System Clocks (MPU Subsystem, DDR Interface, USB and Peripherals [MMC and SD, UART, SPI, I2C], L3, L4, Ethernet, GFX [SGX530], LCD Pixel Clock)
- Power
  - Two Nonswitchable Power Domains (Real-Time Clock [RTC], Wake-Up Logic [WAKEUP])
  - Three Switchable Power Domains (MPU Subsystem [MPU], SGX530 [GFX], Peripherals and Infrastructure [PER])
  - Implements SmartReflex™ Class 2B for Core Voltage Scaling Based On Die Temperature, Process Variation, and Performance (Adaptive Voltage Scaling [AVS])
  - Dynamic Voltage Frequency Scaling (DVFS)
- Real-Time Clock (RTC)
  - Real-Time Date (Day-Month-Year-Day of Week) and Time (Hours-Minutes-Seconds)

#### Information

- Internal 32.768-kHz Oscillator, RTC Logic and 1.1-V Internal LDO
- Independent Power-on-Reset (RTC\_PWRONRSTn) Input
- Dedicated Input Pin (EXT\_WAKEUP) for External Wake Events
- Programmable Alarm Can be Used to Generate Internal Interrupts to the PRCM (for Wakeup) or Cortex-A8 (for Event Notification)
- Programmable Alarm Can be Used With External Output (PMIC\_POWER\_EN) to Enable the Power Management IC to Restore Non-RTC Power Domains
- Peripherals
  - Up to Two USB 2.0 High-Speed OTG Ports With Integrated PHY
  - Up to Two Industrial Gigabit Ethernet MACs (10, 100, 1000 Mbps)
    - Integrated Switch
    - Each MAC Supports MII, RMII, RGMII, and MDIO Interfaces
    - Ethernet MACs and Switch Can Operate Independent of Other Functions
    - IEEE 1588v2 Precision Time Protocol (PTP)
  - Up to Two Controller-Area Network (CAN) Ports
    - Supports CAN Version 2 Parts A and B
  - Up to Two Multichannel Audio Serial Ports (McASPs)
    - Transmit and Receive Clocks up to 50 MHz
    - Up to Four Serial Data Pins per McASP Port With Independent TX and RX Clocks
    - Supports Time Division Multiplexing (TDM), Inter-IC Sound (I2S), and Similar Formats
    - Supports Digital Audio Interface Transmission (SPDIF, IEC60958-1, and AES-3 Formats)
    - FIFO Buffers for Transmit and Receive (256 Bytes)
  - Up to Six UARTs
    - All UARTs Support IrDA and CIR Modes
    - All UARTs Support RTS and CTS Flow Control
    - UART1 Supports Full Modem Control
  - Up to Two Master and Slave McSPI Serial Interfaces
    - Up to Two Chip Selects
    - Up to 48 MHz
  - Up to Three MMC, SD, SDIO Ports
    - 1-, 4- and 8-Bit MMC, SD, SDIO Modes
    - MMCS0 has Dedicated Power Rail for 1.8-V or 3.3-V Operation
    - Up to 48-MHz Data Transfer Rate
    - Supports Card Detect and Write Protect
    - Complies With MMC4.3, SD, SDIO 2.0 Specifications

- Up to Three I<sup>2</sup>C Master and Slave Interfaces
  - Standard Mode (up to 100 kHz)
  - Fast Mode (up to 400 kHz)
- Up to Four Banks of General-Purpose I/O (GPIO) Pins
  - 32 GPIO Pins per Bank (Multiplexed With Other Functional Pins)
  - GPIO Pins Can be Used as Interrupt Inputs (up to Two Interrupt Inputs per Bank)
- Up to Three External DMA Event Inputs that can Also be Used as Interrupt Inputs
- Eight 32-Bit General-Purpose Timers
  - DMTIMER1 is a 1-ms Timer Used for Operating System (OS) Ticks
  - DMTIMER4–DMTIMER7 are Pinned Out
- One Watchdog Timer
- SGX530 3D Graphics Engine
  - Tile-Based Architecture Delivering up to 20 Million Polygons per Second
  - Universal Scalable Shader Engine (USSE) is a Multithreaded Engine Incorporating Pixel and Vertex Shader Functionality
  - Advanced Shader Feature Set in Excess of Microsoft VS3.0, PS3.0, and OGL2.0
  - Industry Standard API Support of Direct3D Mobile, OGL-ES 1.1 and 2.0, OpenVG 1.0, and OpenMax
  - Fine-Grained Task Switching, Load Balancing, and Power Management
  - Advanced Geometry DMA-Driven Operation for Minimum CPU Interaction
  - Programmable High-Quality Image Anti-Aliasing
  - Fully Virtualized Memory Addressing for OS Operation in a Unified Memory Architecture
- LCD Controller
  - Up to 24-Bit Data Output; 8 Bits per Pixel (RGB)
  - Resolution up to 2048 × 2048 (With Maximum 126-MHz Pixel Clock)
  - Integrated LCD Interface Display Driver (LIDD) Controller
  - Integrated Raster Controller
  - Integrated DMA Engine to Pull Data from the External Frame Buffer Without Burdening the Processor via Interrupts or a Firmware Timer
  - 512-Word Deep Internal FIFO
  - Supported Display Types:
    - Character Displays - Uses LIDD Controller to Program these Displays
    - Passive Matrix LCD Displays - Uses LCD Raster Display Controller to Provide Timing and Data for Constant Graphics Refresh to a Passive Display
    - Active Matrix LCD Displays - Uses External Frame Buffer Space and the Internal DMA Engine to Drive Streaming Data to the Panel
- 12-Bit Successive Approximation Register (SAR) ADC

- 200K Samples per Second
- Input can be Selected from any of the Eight Analog Inputs Multiplexed Through an 8:1 Analog Switch
- Can be Configured to Operate as a 4-Wire, 5-Wire, or 8-Wire Resistive Touch Screen Controller (TSC) Interface
- Up to Three 32-Bit eCAP Modules
  - Configurable as Three Capture Inputs or Three Auxiliary PWM Outputs
- Up to Three Enhanced High-Resolution PWM Modules (eHRPWMs)
  - Dedicated 16-Bit Time-Base Counter With Time and Frequency Controls
  - Configurable as Six Single-Ended, Six Dual-Edge Symmetric, or Three Dual-Edge Asymmetric Outputs
- Up to Three 32-Bit Enhanced Quadrature Encoder Pulse (eQEP) Modules
- Device Identification
  - Contains Electrical Fuse Farm (FuseFarm) of Which Some Bits are Factory Programmable
    - Production ID
    - Device Part Number (Unique JTAG ID)
    - Device Revision (Readable by Host ARM)
- Debug Interface Support
  - JTAG and cJTAG for ARM (Cortex-A8 and PRCM), PRU-ICSS Debug
  - Supports Device Boundary Scan
  - Supports IEEE 1500
- DMA
  - On-Chip Enhanced DMA Controller (EDMA) has Three Third-Party Transfer Controllers (TPTCs) and One Third-Party Channel Controller (TPCC), Which Supports up to 64 Programmable Logical Channels and Eight QDMA Channels. EDMA is Used for:
    - Transfers to and from On-Chip Memories
    - Transfers to and from External Storage (EMIF, GPMC, Slave Peripherals)
- Inter-Processor Communication (IPC)
  - Integrates Hardware-Based Mailbox for IPC and Spinlock for Process Synchronization Between Cortex-A8, PRCM, and PRU-ICSS
    - Mailbox Registers that Generate Interrupts
      - Initiators (Cortex-A8, PRCM)
    - Spinlock has 128 Software-Assigned Lock Registers
- Security
  - Crypto Hardware Accelerators (AES, SHA, PKA, RNG)
- Boot Modes
  - Boot Mode is Selected via Boot Configuration Pins Latched on the Rising Edge of the


### PWRONRSTn Reset Input Pin

- Package:
  - 324-Pin S-PBGA-N324 Package(GCZ Suffix), 0.80-mm Ball Pitch

### Applications

Supports Defense, Aerospace, and Medical Applications:

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$  Temperature Range
- Extended Product Life Cycle
- Extended Product Change Notification
- Product Traceability



[그림9] AM3358 AP(CPU) Block Diagram